ACM DL

Design Automation of Electronic Systems (TODAES)

Menu

Search Issue
enter search term and/or author name

Archive


ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 12 Issue 4, September 2007

Temporal floorplanning using the three-dimensional transitive closure subGraph
Ping-Hung Yuh, Chia-Lin Yang, Yao-Wen Chang
Article No.: 37
DOI: 10.1145/1278349.1278350

Improving logic capacity by time-sharing, dynamically reconfigurable Field Gate Programmable Arrays (FPGAs) are employed to handle designs of high complexity and functionality. In this paper, we use a novel graph-based topological floorplan...

Idle energy minimization by mode sequence optimization
Jinfeng Liu, Pai H. Chou
Article No.: 38
DOI: 10.1145/1278349.1278351

This article presents techniques for reducing idle energy by mode-sequence optimization (MSO) under timing constraints. Our component-level CoMSO algorithm computes energy-optimal mode-transition sequences for different lengths of idle intervals....

Ultra-fast and efficient algorithm for energy optimization by gradient-based stochastic voltage and task scheduling
Bita Gorjiara, Nader Bagherzadeh, Pai H. Chou
Article No.: 39
DOI: 10.1145/1278349.1278352

This paper presents a new technique, called Adaptive Stochastic Gradient Voltage-and-Task Scheduling (ASG-VTS), for power optimization of multicore hard realtime systems. ASG-VTS combines stochastic and energy-gradient techniques to...

A practical dynamic single assignment transformation
Peter Vanbroekhoven, Gerda Janssens, Maurice Bruynooghe, Francky Catthoor
Article No.: 40
DOI: 10.1145/1278349.1278353

This paper presents a novel method to construct a dynamic single assignment (DSA) form of array intensive, pointer free C programs. A program in DSA form does not perform any destructive update of scalars and array elements; that is, each element...

Methodology for operation shuffling and L0 cluster generation for low energy heterogeneous VLIW processors
Yuki Kobayashi, Murali Jayapala, Praveen Raghavan, Francky Catthoor, Masaharu Imai
Article No.: 41
DOI: 10.1145/1278349.1278354

Clustering L0 buffers is effective for energy reduction in the instruction memory hierarchy of embedded VLIW processors. However, the efficiency of the clustering depends on the schedule of the target application. Especially in heterogeneous or...

Techniques for the synthesis of reversible Toffoli networks
D. Maslov, G. W. Dueck, D. M. Miller
Article No.: 42
DOI: 10.1145/1278349.1278355

We present certain new techniques for the synthesis of reversible networks of Toffoli gates, as well as improvements to previous methods. Gate count and technology oriented cost metrics are used. Two new synthesis procedures employing Reed-Muller...

MPSoC memory optimization using program transformation
Youcef Bouchebaba, Bruno Girodias, Gabriela Nicolescu, El Mostapha Aboulhamid, Bruno Lavigueur, Pierre Paulin
Article No.: 43
DOI: 10.1145/1278349.1278356

Multiprocessor system-on-a-chip (MPSoC) architectures have received a lot of attention in the past years, but few advances in compilation techniques target these architectures. This is particularly true for the exploitation of data locality. Most...

Functional verification of task partitioning for multiprocessor embedded systems
Dipankar Das, P. P. Chakrabarti, Rajeev Kumar
Article No.: 44
DOI: 10.1145/1278349.1278357

With the advent of multiprocessor embedded platforms, application partitioning and mapping have gained primacy as a design step. The output of this design step is a multithreaded partitioned application where each thread is mapped to a processing...

Clock skew scheduling with race conditions considered
Shih-Hsu Huang, Yow-Tyng Nieh
Article No.: 45
DOI: 10.1145/1278349.1278358

In this article, we provide a fresh viewpoint to the interactions between clock skew scheduling and delay insertion. A race-condition-aware (RCA) clock skew scheduling is proposed to determine the clock skew schedule by taking race conditions...

Exploring time/resource trade-offs by solving dual scheduling problems with the ant colony optimization
Gang Wang, Wenrui Gong, Brian Derenzi, Ryan Kastner
Article No.: 46
DOI: 10.1145/1278349.1278359

Design space exploration during high-level synthesis is often conducted through ad hoc probing of the solution space using some scheduling algorithm. This is not only time consuming but also very dependent on designer's experience. We propose a...

Low-Power and testable circuit synthesis using Shannon decomposition
Swaroop Ghosh, Swarup Bhunia, Kaushik Roy
Article No.: 47
DOI: 10.1145/1278349.1278360

Structural transformation of a design to enhance its testability while satisfying design constraints on power and performance can result in improved test cost and test confidence. In this article, we analyze the testability in a new style of logic...

ILP and heuristic techniques for system-level design on network processor architectures
Chris Ostler, Karam S. Chatha, Vijay Ramamurthi, Krishnan Srinivasan
Article No.: 48
DOI: 10.1145/1278349.1278361

Network processors incorporate several architectural features, including symmetric multiprocessing (SMP), block multithreading, and multiple memory elements, to support the high-performance requirements of current day applications. This article...

Optimization of polynomial datapaths using finite ring algebra
Sivaram Gopalakrishnan, Priyank Kalla
Article No.: 49
DOI: 10.1145/1278349.1278362

This article presents an approach to area optimization of arithmetic datapaths at register-transfer level (RTL). The focus is on those designs that perform polynomial computations (add, mult) over finite word-length operands (bit-vectors). We...

Incremental hierarchical memory size estimation for steering of loop transformations
Q. Hu, P. G. Kjeldsberg, A. Vandecappelle, M. Palkovic, F. Catthoor
Article No.: 50
DOI: 10.1145/1278349.1278363

Modern embedded multimedia and telecommunications systems need to store and access huge amounts of data. This becomes a critical factor for the overall energy consumption, area, and performance of the systems. Loop transformations are essential to...

Compilation for compact power-gating controls
Yi-Ping You, Chung-Wen Huang, Jenq Kuen Lee
Article No.: 51
DOI: 10.1145/1278349.1278364

Power leakage constitutes an increasing fraction of the total power consumption in modern semiconductor technologies due to the continuing size reductions and increasing speeds of transistors. Recent studies have attempted to reduce leakage power...

A note on “a mapping algorithm for computer-assisted exploration in the design of embedded systems”
Gang Chen, Xiaoyu Song, Feng Liu, Qingping Tan, Fei He
Article No.: 52
DOI: 10.1145/1278349.1278365