enter search term and/or author name
Call for nominations for editor-in-chief
Article No.: 44
Editorial to special section on networks on chip: Architecture, tools, and methodologies
Diana Marculescu, Chita Das
Article No.: 45
Dynamic power management for multidomain system-on-chip platforms: An optimal control approach
Paul Bogdan, Radu Marculescu, Siddharth Jain
Article No.: 46
Reducing energy consumption in multiprocessor systems-on-chip (MPSoCs) where communication happens via the network-on-chip (NoC) approach calls for multiple voltage/frequency island (VFI)-based designs. In turn, such multi-VFI architectures need...
In-network monitoring and control policy for DVFS of CMP networks-on-chip and last level caches
Xi Chen, Zheng Xu, Hyungjun Kim, Paul Gratz, Jiang Hu, Michael Kishinevsky, Umit Ogras
Article No.: 47
In chip design today and for a foreseeable future, the last-level cache and on-chip interconnect is not only performance critical but also a substantial power consumer. This work focuses on employing dynamic voltage and frequency scaling (DVFS)...
Adaptive virtual channel partitioning for network-on-chip in heterogeneous architectures
Jaekyu Lee, Si Li, Hyesoon Kim, Sudhakar Yalamanchili
Article No.: 48
Current heterogeneous chip-multiprocessors (CMPs) integrate a GPU architecture on a die. However, the heterogeneity of this architecture inevitably exerts different pressures on shared resource management due to differing characteristics of CPU...
Segregating networks-on-chips (NoCs) into data and control planes yields several opportunities for improving power and performance in chip-multiprocessor systems (CMPs). This article describes a hybrid packet/circuit switched multiplane network...
Deflection routing in 3D network-on-chip with limited vertical bandwidth
Jinho Lee, Dongwoo Lee, Sunwook Kim, Kiyoung Choi
Article No.: 50
This article proposes a deflection routing for 3D NoC with serialized TSVs for vertical links. Compared to buffered routing, deflection routing provides area- and power-efficient communication and little loss of performance under low to medium...
A fast and scalable multidimensional multiple-choice knapsack heuristic
Hamid Shojaei, Twan Basten, Marc Geilen, Azadeh Davoodi
Article No.: 51
Many combinatorial optimization problems in the embedded systems and design automation domains involve decision making in multidimensional spaces. The multidimensional multiple-choice knapsack problem (MMKP) is among the most challenging of the...
Integrating coarse-grained reconfigurable architectures (CGRAs) into a System-on-a-Chip (SoC) presents many benefits as well as important challenges. One of the challenges is how to customize the architecture for the target applications...
Enabling energy efficient reliability in embedded systems through smart cache cleaning
Reiley Jeyapaul, Aviral Shrivastava
Article No.: 53
Incessant and rapid technology scaling has brought us to a point where today's, and future transistors are susceptible to transient errors induced by energy carrying particles, called soft errors. Within a processor, the sheer size and...
Hardware/software approaches for reducing the process variation impact on instruction fetches
Ismail Kadayif, Mahir Turkcan, Seher Kiziltepe, Ozcan Ozturk
Article No.: 54
As technology moves towards finer process geometries, it is becoming extremely difficult to control critical physical parameters such as channel length, gate oxide thickness, and dopant ion concentration. Variations in these parameters lead to...
Exploiting workload dynamics to improve SSD read latency via differentiated error correction codes
Guanying Wu, Xubin He, Ningde Xie, Tong Zhang
Article No.: 55
This article presents a cross-layer codesign approach to reduce SSD read response latency. The key is to cohesively exploit the NAND flash memory device write speed vs. raw storage reliability trade-off at the physical layer and runtime data...
An index-based management scheme with adaptive caching for huge-scale low-cost embedded flash storages
Po-Chun Huang, Yuan-Hao Chang, Tei-Wei Kuo
Article No.: 56
Due to its remarkable access performance, shock resistance, and costs, NAND flash memory is now widely adopted in a variety of computing environments, especially in mobile devices such as smart phones, media players and electronic book readers....
Traditional array organization of bipolar nonvolatile memories such as STT-MRAM and memristor utilizes two bitlines for cell manipulations. With technology scaling, such bitline pair will soon become the bottleneck for further density improvement....
A novel differential scan attack on advanced DFT structures
Jean Da Rolt, Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre
Article No.: 58
Scan chains insertion is the most common technique to ensure the testability of digital cores, providing high fault coverage. However, for ICs dealing with secret information, scan chains can be used as back doors for accessing secret data thus...
A parallel dual-scanline algorithm for partitioning parameterized 45-degree polygons
Yao-Lin Chang, I-Lun Tseng
Article No.: 59
In order to use rectangular corner stitching data structures in storing parameterized orthogonal layouts, parameterized polygons in the layouts must be partitioned into rectangles. Likewise, in order to use trapezoidal corner stitching data...
Destination-based congestion awareness for adaptive routing in 2D mesh networks
Rohit Sunkam Ramanujam, Bill Lin
Article No.: 60
The choice of routing algorithm plays a vital role in the performance of on-chip interconnection networks. Adaptive routing is appealing because it offers better latency and throughput than oblivious routing, especially under nonuniform and bursty...
Conventional CMOS devices are facing an increasing number of challenges as their feature sizes scale down. Graphene nanoribbon (GNR) based devices are shown to be a promising replacement of traditional CMOS at future technology nodes. However, all...