Design Automation of Electronic Systems (TODAES)


Search Issue
enter search term and/or author name


ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 7 Issue 2, April 2002

Monotone bipartitioning problem in a planar point set with applications to VLSI
Parthasarathi Dasgupta, Peichen Pan, Subhas C. Nandy, Bhargab B. Bhattacharya
Pages: 231-248
DOI: 10.1145/544536.544537
A new problem called monotone bipartitioning of a planar point set is identified which is found to be useful in VLSI layout design. Let F denote a rectangular floor containing a set A of n points. The portion of a straight line...

Initializability analysis of synchronous sequential circuits
F. Corno, P. Prinetto, M. Rebaudengo, M. Sonza Reorda, G. Squillero
Pages: 249-264
DOI: 10.1145/544536.544538
This article addresses the problem of initializing synchronous sequential circuits, that is, of generating the shortest sequence able to drive the circuit to a known state, regardless of the initial state. Logic initialization is considered, being...

Logic transformation for low-power synthesis
Ki-Wook Kim, Taewhan Kim, Ting-Ting Hwang, Sung-Mo Kang, C. L. Liu
Pages: 265-283
DOI: 10.1145/544536.544539
In this article we present a new approach to the problem of local logic transformation for reducing power dissipation in logic circuits. The proposed approach overcomes one of the critical limitations common to the previous approaches of local logic...

Fast placement approaches for FPGAs
Russell Tessier
Pages: 284-305
DOI: 10.1145/544536.544540
Recent trends in FPGA development indicate a strong shift toward design reuse through the use of intellectual property (IP). This design shift has motivated the development of Frontier, a timing-driven FPGA placement system that uses design...

Technology mapping algorithms for domino logic
Min Zhao, Sachin S. Sapatnekar
Pages: 306-335
DOI: 10.1145/544536.544541
We present an efficient algorithm for technology mapping of domino logic to a parameterized library. The algorithm is optimal for mapping trees consisting of two-input AND/OR nodes, and has a computation time that is polynomial in terms of constraint...

Global array reference allocation
Guido Araujo, Guilherme Ottoni, Marcelo Silva Cintra
Pages: 336-357
DOI: 10.1145/544536.544542
Embedded systems executing specialized programs have been increasingly responsible for a large share of the computer systems manufactured every year. This trend has increased the demand for processors that can guarantee high-performance under...